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Copolymers with diketopyrrolopyrrole ͑DPP͒ units are emerging as attractive semiconducting materials for organic solar cells 1-3 and transistors. [4] [5] [6] [7] [8] In DPP based bulkheterojunction solar cells power conversion efficiencies over 5% are obtained 9 and high hole mobilities are found in fieldeffect transistors ͑FETs͒. 4, 6, 7 For FETs even ambipolar operation is observed. 4, 5, 8 Efficient injection and transport of both electrons and holes allows for the fabrication of complementary metal-oxide semiconductor ͑CMOS͒ logic based on ambipolar transistors, i.e., CMOS-like logic, which combines the robustness and good noise margin of truly complementary logic with the ease of processing of unipolar logic. CMOS-like logic has been demonstrated 10, 11 but the availability of an ambipolar semiconductor that exhibits both high and balanced electron and hole mobilities has been the main bottleneck to manufacture complementarylike logic that competes in performance with its unipolar counterpart. Recently, we reported that poly͑DPP-terthiophene͒ ͑PDPP3T͒ ͓Fig. 1͑a͔͒ exhibits nearly balanced electron and hole mobilities. 5 Here, we show the first integrated circuits based on DPP-copolymers. CMOS-like ring oscillators operating at frequencies up to 42 kHz are demonstrated. These are the fastest organic CMOS-like circuits reported to date and approach the speeds obtained in state-of-the-art organic CMOS 12 and organic unipolar 13, 14 circuits. This makes DPPcopolymers viable candidates to act as the semiconductor in high performance organic logic.
Integrated circuits were fabricated from FETs with patterned gates on a monitor wafer in a bottom-gate bottomcontact architecture ͓Fig. 1͑a͔͒. To build the transistor gates and a first interconnect layer a phosphorous doped polycrystalline silicon layer ͑250 nm͒ was applied via chemical vapor deposition, structured by conventional photolithography, and thermally oxidized to yield the gate oxide ͑206 nm͒ with a gate capacitance of 17 nF/ cm 2 . Then vertical interconnects were defined by photolithography. Next titanium/gold was sputtered and patterned creating the source and drain electrodes and the second layer of interconnects. Finally, PDPP3T was applied by spin coating, after which the stack was annealed at 140°C in vacuum for 24 h.
The SiO 2 gate dielectric is thermally grown on the polycrystalline gate, which is notoriously rough. The resulting rough dielectric surface could hamper charge transport. The atomic force microscopy ͑AFM͒ topography of the bare gate dielectric and gold source and drain contacts is presented in Fig. 1͑b͒ this roughness on the charge transport, we fabricated 16 identical transistors, all with a channel length, L, of 5 m and a width, W, of 1000 m. In Fig. 1͑c͒ transfer curves of these transistors are plotted for different drain biases. The transistors exhibit similar electrical characteristics; the standard deviation in the drain current is only 10%. The averaged electron and hole mobility amounts to 0.02 cm 2 / V s and 0.04 cm 2 / V s, respectively, comparable to the mobility in FETs made using atomically smooth SiO 2 . 5 The hysteresis is slightly larger than observed before, 5 which we tentatively ascribe to a more hydrophilic gate dielectric surface. 15 The apparent insensitivity of the charge carrier mobility in PDPP3T to the gate dielectric surface roughness is remarkable in view of earlier findings where pentacene or pBTTT films were used. [16] [17] [18] [19] There, a mobility decrease by two orders of magnitude was reported for a similar surface roughness of 9 nm. We conjecture that the insensitivity of the charge carrier mobility in PDPP3T to the surface morphology of the dielectric is due to the amorphous nature of the film, in contrast to pentacene and pBTTT which are polycrystalline. The high mobility and uniformity of the fabricated PDPP3T transistors enables integration of multiple transistors into more complex circuits.
FETs made with PDPP3T are ambipolar, i.e., both electrons and holes can be injected using a single electrode material, here gold. The transistors allow for fabrication of integrated circuits not based on unipolar logic but on complementarylike logic instead. In CMOS-like logic an inverter is created by combining two ambipolar transistors as depicted in the Fig. 2͑a͒ . Both gates are shorted and the source of the first transistor is connected to the drain of the second. The input bias, V in , is then applied to the shorted gates, while the output voltage, V out , is read from the point where the source and drain of both transistors are connected. In Fig. 2͑b͒ a typical static input/output characteristic is shown of an inverter based on two identical transistors with L =5 m and W = 100 m. Voltage inversion is demonstrated for both negative and positive supply biases, V DD , as expected for an ambipolar inverter.
The operation mechanism of a CMOS-like inverter working in the first quadrant is schematically depicted in Fig.  2͑c͒ . An inverter is basically a voltage divider with two transistors acting as tunable resistors, controlled by the input voltage. When the input bias is low ͑V in = 0 V, region 1͒ more holes are accumulated in organic field-effect transistor 1 ͑OFET1͒ than in OFET2, making the resistance of OFET1 lower than that of OFET2. As a consequence, V out approaches V DD . When the input bias is increased to about half V DD , OFET1 and 2 work in p-and n-type modes, respectively, with about equal charge density and resistivity. Hence, the output voltage is about half the input voltage. When the input bias is increased even further and approaches the supply bias ͑V in = V DD , region 3͒, more electrons are accumulated in OFET2 than in OFET1. The resistance of OFET2 is, therefore, lower than that of OFET1 and V out approaches zero. The steepness of the slope of the inverter curve indicates the gain of the inverter. The present PDPP3T-based inverters have a gain around 20, which is comparable to that of state-of-the-art CMOS-like inverters and to organic inverters made on atomically smooth SiO 2 . 5 Ambipolar transistors can never be switched off completely ͓Fig. 1͑c͔͒. Due to the accumulation of charge carriers in the transistors at input voltages close to 0 V and V DD , the inverter is consuming power in both states. This is a drawback of CMOS-like logic as compared to truly CMOS logic where the transistors can be switched off and the power consumption is minimal in these states. The undesirable current is reflected in a positive slope of the inverter characteristics in region 1 and 3. The slope depends on the mobility of electrons and holes and on the lateral dimensions of the two transistors. To optimize the characteristics of the inverter, we changed the geometry of the composing transistors. Figures  3͑a͒-3͑c͒ shows input-output characteristics for different supply biases as the width of OFET1 in the inverter is increased from 100 to 500, and 1000 m. When OFET1 is enlarged, a decrease of the positive slope is observed in re- gion 1 while the slope in region 3 is increased. In this way the width of the transistors is a handle to optimize the inverter characteristics. Five inverters were connected in series to create an integrated CMOS-like ring oscillator ͓Figs. 4͑a͒ and 4͑b͔͒. To read out the state of the ring oscillator a buffer stage was implemented. Three kinds of fully functional five stage ring oscillators were fabricated based on the inverters presented above. We focus on the ring oscillator comprising identical transistors, because it outperformed the other ring oscillators. The output of the oscillator as a function of time is depicted in the inset of Fig. 4͑c͒ . An oscillation frequency of about 42 kHz was obtained at a supply bias of 130 V, which makes this ring oscillator the fastest organic CMOS-like circuit reported to date.
The oscillation frequency is found to have a quadratic dependence on the supply bias for values of V DD larger than about 80 V ͓Fig. 4͑c͔͒. A tentative explanation follows from the waveform of the measured output voltage of the ring oscillator, V out , which exhibits a saw-tooth shape ͓Fig. 4͑c͒ inset͔. This shape implies that the pull-up and pull-down transistors are always in saturation ͓like in Fig. 2͑b͒ -region 2͒. The saturated current of one inverter stage is used to charge the capacitance, C L , of the next inverter stage. Current conservation then yields 20
where V t , , and C ox are the threshold voltage, charge carrier mobility, and the gate oxide capacitance, respectively. The charging time or stage delay time can then be calculated by integrating Eq. ͑1͒. The oscillation frequency, f, which is proportional to the inverse of the stage delay time, is then given by 
